


FIG. 1






FIG. 2




FIG. 3

31 TIME SLOT ALLOCATION MAP

TIME SLOT NUMBER										
	#0	#1	#2	#3	#4	#5	#6	#7	#8	#9
CPU #0	A	A	A	B	B	D	F	F	F	T
CPU #1	A	A	A	B	B	D	F	F	F	T
CPU #2	A	A	A	C	C	E	F	F	F	T
CPU #3	A	A	A	C	C		F	F	F	T


FREE

FIG. 4

33 TIME TABLE


TIME SLOT NUMBER	0	1	2	3	4	5	6	7	8	9
TIME OFFSET	+0 ms	+100 ms	+200 ms	+300 ms	+400 ms	+500 ms	+600 ms	+700 ms	+800 ms	+900 ms

FIG. 5



PROCESS PRIORITY LEVELS IN  
 TIME SLOTS #0 AND #2 OF CPU #0

FIG. 6









FIG. 8



CPU #3







SCHEDULING POLICY: THROUGHPUT-FIRST




FIG. 13




FIG. 14




FIG. 15




FIG. 16






FIG. 17

FIG. 18

